Interconnects and On-Chip Data Communication Techniques
نویسندگان
چکیده
Global on-chip communication is rapidly becoming a speed and power bottleneck in CMOS circuits. In this paper, a ‘mixed-signal’ approach is taken to analyze on-chip interconnects and it is investigated how data-rates can be improved. It is shown that complex signaling schemes such as OFDM and CDMA are not efficient to improve the data-rate, while equalization can significantly improve the achievable data-rate. A combination of an equalizing transmitter with a low-ohmic receiver can improve the achievable data-rate by about a factor of 7. Keywords— on-chip; communication; interconnect; CMOS; mixed signal communication techniques
منابع مشابه
Driver Pre - emphasis Signaling for On - Chip Global Interconnects
ZHANG, LIANG LEON. Driver Pre-emphasis Signaling for On-Chip Global Interconnects (Under the direction of Professor Paul D. Franzon). Signaling design for high performance VLSI systems has become an increasingly difficult task due to the delay/noise limitation for on-chip global interconnects. Repeater insertion techniques are widely used to improve the signal bandwidth of interconnect channels...
متن کاملComparative Analysis of Transient-Fault Tolerant Schemes for Network on Chips
Network on a chip (NoC) has been proposed as a viable solution to counter the inefficiency of buses in the current VLSI on-chip interconnects. However, as the silicon chip accommodates more transistors, the probability of transient faults is increasing, making fault tolerance a key concern in scaling chips. In packet based communication on a chip, transient failures can corrupt the data packet ...
متن کاملFast Asynchronous Bit-Serial Interconnects for Network-on-Chip
The multiple wires required for on-chip bit-parallel interconnect in large systems on chip (SoC) occupy large chip area and present a significant capacitive load. The problem is exacerbated in Networks-on-Chip (NoC), which employ numerous multibit links with widely varying throughput demands, activity rates and standby periods. We approach this challenge with high speed on-chip serial interconn...
متن کاملA Study of Low to High Swing Converters for On-chip Interconnects in Cmos Voltage Interface Circuits
This paper explores the use of interconnect signaling techniques to improve Delay time for performance and reduce power consumption of On-chip interconnect. The various Driver–Receiver pairs such as ddc-db, asf-lc, mj-sib and mj-db for On-chip interconnect with different capacitive load at the output of the circuit are being explored in detail. A detailed comparison of the driver-receiver pairs...
متن کاملA Study of Low to High Swing Converters for On-chip Interconnects in Cmos Voltage Interface Cicuits
This paper explores the use of interconnect signaling techniques to improve Delay time for performance and reduce power consumption of On-chip interconnect. The various Driver–Receiver pairs such as ddc-db, asf-lc, mj-sib and mj-db for On-chip interconnect with different capacitive load at the output of the circuit are being explored in detail. A detailed comparison of the driver-receiver pairs...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004